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J[ Summary[
I This report describes work performed during Phase I and Phase H of JPL subcontract
number 951345. This program has included the completion of design detail, the implementation,
I and the test of a redundant spacecraft sequencer breadboard. The sequencer breadboard is a
redundant version of a portion of the Mariner C Spacecraft Sequencer as described previously
I in the Task II report of JPL subcontract 950777, '_Design Study for a Redundant SpacecraftSequencer."
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1. Introduction
This report is the final report in a two phase program for the fabrication and test of a
Redundant Spacecraft Sequencer. This program is a follow-on to a previous design study per-
formed by Westinghouse on JPL subcontract 950777. In the design study, a computer synthesis /
procedure was used to design a redundant version of the Central Computer and Sequencer of
the Mariner C spacecraft. This equipment was to be subject to all of the functional require-
ments of the non-redundant central computer and sequencer plus the following additional require-
ments:
1. No single component failure could cause the failure of any critical ,vent output.
2. The equipment was required to be non-volatile so that in the event oi a power
failure it would not lose significant information and would resume operation
in the usual manner when power was restored.
The basic function of the central computer and sequencer is to provide timing signals to
other subsystems of the spacecraft. These signals are primarily in the form of relay closures
and are used to control the spacecraft midcourse rr_neuvers, as well as to initiate other events
which occur throughout the mission. The study resulted in an equipment design which promised
to afford a significant reliability improvement over an equivalent non-redundant equipment.
This improvement is achieved with very little weight increase over that required by basic
triplication of the non-redundant circuitry. The design makes use of multiple-line logic, with
three copies of each logical design and majority voting circuits at selected points to remove
the effects of errors.
The breadboard _ ,odel, developed during the present contract, verifies the sequencer
design approach and demonstrates the effectiveness of the redundancy. The breadboard includes
the electrical equivalent of a significant portion of the entirt redundant sequencer. Low devsity
packaging was used to reduce costs and to permit a comprehensive testing program to be per-
formed. The circuitry is a combination of integrated and discrete component circuits. The
first phase of this program involved the finalization of the breadboard de,,Agn and establishme,_t
of an effective test plan. The second phase included the fabrication and testing of the system.
A simplified block diagram of the portion of the central computer and sequencer which
has been implemented is shown in figure 1-1. The output of a 38.4 KHz crystal oscillator tim.
ing source iE_fed into a divider chain. The divider chain provides signals with frequencies of
20 pulses per second, one pulse per second, and one pulse per minute. Finally. the one pulse,
per minute signal is fed into the Launch Counter. The latter provides the sit.reals associated
with events occurring immediately after launch. The figure also indicates the test chassis
and digital difference detector circuitry used to test the redundant equipment.
l-1
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wThe .m_delwas constructedinaccordancewiththedetailsofthepreviousdesignstudy.
The primary redundancytechnique mployed ismultiple-linemajorityvotedlo_ic.This
technio;,:requirestheuse ofthreereplicasofeach processappearinginthenon-redundant
versionoftheequipment. At selectedlocations,setsofmajorityvoters(restorers)are in-
sertedattheoutputsofthereplicatedprocessors. The setsofvoterscompare equivalent
signals and remove the effects of ap.y minority of errors. The outputs o," the majority voters /
are used as the replacements for the output signa'.s from the _sociated processors. "?.
In addition to the use of multiple-line logic, special c_, _ _;._are utilized to satisfy require-
meritspeculiart_theredundantsystem configuration.A,,-_c_,_.7,theseare thoserequiredfor
provid±vga redundantclocksource,te_-ingtheredundantequipment,maintainingsynchroniza-
tionbetweenthemultiplereplicas,providingreliablepower supplie__,and maintaininghigh
reliabilityattheinterfacebetweenredundantand non-redundantsubsystems.
Inthefollowingsection(Section2),thebasicfunctionsofthelogic,testequipmentand
individualcircuitsare summarized. Inthefinalsection(Section3),thedetailsofthetest
program are presentedalongwitha descriptionofallsystem changeswhichhave occurredsince
thewritingofthePhase Ireport. A completesetofdetailedsystem logicdiagrams, schematic
diagrams and partslistsare includedintheappendices.
-3/4
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2. SystemDescription
2.1 Mechanical Configuration
The i_echanical configuration for the breadboard system is shown in the frontispiece,
figure 1-0. The _equencer chassis, shown on the right is a conventionai 3 row card rack /
containing 3 in. x 4 in. printed circuit cards. All triplicated digital logic is implemented
using printed circuit cards located within the card rack. All logic associated with one replica
of the triplicated logic is located within a single card level. In addition to the multipte-line
logic, the card rack also contains 7 digital difference detector cards, 1 flip-flop card, and 1
gate card used only for test purposes. These cards are located on the extreme right hand
side of the card rack. The redundant clock source, regulators and power distribution cir-
curry are located on a panel attached to the back of the card rack.
The above configuration for the sequencer chassis provides maximum accessibility to
the clock and power circuitry and also provides a high degree of accessibility to the multiple-
line logic. Test points, located on each printed circuit card, allow monitoring of individual
circuit outputs on the cards. Extender cards are supplied which allow individual printed cir-
cuit cards to be operated with their components completely accessible.
The test chassis, shown on the left in the photograph, contains all input-output controls
and indicators required for the operation and test of the sequencer. In addition, the test
chassis contains the DC power supplies required by the system. The test panel includes a
system block diagram over!r,y so that all controls and indicators can be directly associated
with their respective sections of the system.
2.2 LogicalDesign
A detailedblockdiagram ofthetriplicatedsequencersystem, showingalltestcontrols
and indicatorsisshown infigure2-1, "RedundantSequencerBlockDiagram." The diagram
indicatestheinterconnectionfthethreereplicasofthecounterchainatthemajorityvoters.
Notethatfeedbackconnectionsare providedfrom thevoteroutputsback totheprocessorsin
ordertokeepthetriplicatedprocessorssynchronized.
The logicdesignconsistsprimarilyoftheimplementationofa seriesofcountersfor
frequencydivisionand therequireddecodingforoutputsignals.The clocksourceand pri-
mary dividerchainprovidesquarewave outputsof38.4KHz and 9.6KHz, and pulsesat20
"persecond,one per second,one per minute,and one per sevenhours. The occurrenceof
the first seven hour pulse after clearing of the counters is adjustable with the update signal
2-1
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to any one-hour interval. The update veri_y provides an output pulse for every update input
pulse. The portion of the divider chain beyond the 1PPM output is called the Launch Counter.
The Launch Counter decoding provides outputs at 1 pulse per hour, 1 pulse per 68 minutes,
1 pulse per 17 hours, and a special clear and counting signal which is set as a result of the
clear input and is normally reset after the third count pulse to the Launch Counter. This
signal is used to simulate Launch Clamp to inhibit setting any relays. The first 68 minute
pulse occurs 56 counts after the Launch Counter is cleared and is used to set relay L-1.
Relay L-2 is set by the 1 pulse per hour signal; relay L-3 is set by the 1 pulse per 17 hour
signal; both L-1 and L-2 are set when L-3 is set.
The test circuitry indicated in the diagram includes the digital difference detectors, the
processor and voter output forcing c_ntrols, the 20 times and 60 times speed-up controls and
the output indicators. The digital difference detectors, which are located at each set of pro-
cessor outputs and at each set of voter outputs, are test aids which detect and indicate any
difference iu the operation of the three replicas of the counter chain. The primary functions
of the forcing controls are: 1) to provide a means of testing the difference detectors and 2)
to force single rank operation of the system. Single rank operation is the normal method used
to detect failures in the system which would be masked by the majority voters. A detailed
discussion of single rank testing is included in section 3. The speed-up controls allow high
speed operation, of the low speed counters at the end of the counter chain, to facilitate testing.
Output indicators, driven by test flip-flops which toggle on each output pulse, are located at
the 1PPM voter outputs, the update verify outputs and the 1 pulse/7 hour outputs. Indicatnr
lights are also supplied for the clear and counting output and for each relay.
The detailed operation of the logic circuitry for each of the processors in the system is
provided in the following paragraphs. Additional detail on the test circuitry is provided in
section 2.3.
2.2.1 Clock Source
The redundant crystal oscillator provides the clock source for the primary divider
chain. It is shown in figure B-1 of the appendix and is described in section 2.4.
2.2.2 Divide-by-4
The first counter divides the clock frequency by four, providing a 9.6 KHz square
wave. The counter ts a simple inverting shift register of two flip-flops, with a voter within
the loop providing the restored output and in-line synchronization, as shown in figure 2-2.
The actual logic diagram includes inverting gates to provide the processor forcing gate, the
' set and reset inputs to the first bit, and to drtve the clock inputs on the next counter.
2-2
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COUNTER SEQUENCE
0 0 0 0
(INVERTINGRING COUNTER) 1 1 0 0
2 1 1 1
0 1 1
0 0 0
Figure 2-2. Divide-by-4 Counter Block Diagram
2.2.3 Divide-by-480
The second counter divides the 9.6 KHz clock by 480, providing a "0" output pulse
once for every 480 input clock pulses. This counter is shown in figure 2-3. It is implemented
with a 512 state key stream generator, or linear feedback shift register, of 6 bits. All 519.
states may be generated by altering the _eedback so that the all O's state, not in the normal
sequence, is included as a state in the full sequence. Although this counter is modified to
provide only a 480 state sequence, lhe all O's state is included in the complete sequence to
insure that the redundant counters may always be synchronized with the reset signal. This
reset is generated from the majority voted output clock pulse, because there are no synchro-
nizing voters within the feedback loop. In the event that one register reaches state 480, but
there is no synchronizing reset, it will continue counting through the rein .mder of the full
sequence but will remain in the all O's state until the synchronizing reset inserts the initial
state in all counters. The O's state is also decoded as an output so that a majority output is
always generated as soon as one other counter generates an output. As described for the •
dlvide-by-4, the actual logic diagram includes additional sates required for inversion and
additional diodes for expanding fan-in capability and to provide the processor forcing input.
PRECEDING PAG_BLANK NOI FILMED.
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Figure 2-3. Divide-by-480 Counter Block DUrham
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The set and reset sides of the first flip-flop in the register are rec_.efined to permit
the use of the synchronizing reset to set the first bit anti reset all remaining bits, using the
common DC reset input available on the standard logic card.
The logic signals d_.e indicated in symbolic form, and are defined :tb follows: The
output of the register bits are numbered consecutively in the directio:l of shifting, with bit 1 /
referred to as the first, or least-significant _,it (least numbered, not least weighted). The
two bits required as inputs to the modulo-2 fec_dback are not designated with the, appropriate
number, but are symbollically designated to clearly identify these signals. The last, or
most significant bit is necessarily an input to the modulo-2 feedback and is designated z.
The other input is designated y; for this particular counter it is the filth bit. The signal
designated x is the special signal which is a ground only if the counter has proceeded past the
normal decoded output without being reset. In this calve, the _ signal inhibits the feedback
otherwise generated by the modulo-2 feedback when the counter reaches the state where all
bits except the last are 0. This forces the counter to the all O's state after the next clock
pulse; it remains in the all O's state and generate_ an output pulse for every clock pulse until
the synchroni_.ing reset is applied to begin a new counting cycle. In normal operatiar., neither
the x signal nor the all O's decode should ever be "ON", because they are activ_ only _hen
the counters are out of synchronism. _
The signal designated w has no specia| significance, except that it is a convenient
factoring of terms common to both the output decode and the x signal.
2.2.4 Divide-by-30
The third count.e_, divides the 20 PPS clock by 20, and provides a "0" output pulse of
fixed duration (approx. 6.5 /Jsec) after each 20 input clock pulses. In addition, this ccunter
provides the feedback syl.chronizing reset pulse, also of approximately 6.5 _sec duration,
after every input clock pulse. The 1 PPS clock output may also provide an output for every
input clock pulse when a ground is applied to the 2t_ speedup input. A ground applied to
either the count inhibit or power failure inputs will prevent the occurrence of any output
clock pulses. The divide-by-20 counter is shown in figure 2-4.
The divide-by-20 counter is the highest frequency magnetic counter. The shift ctriver
is a monostable circuit which is activated by the trailing edge (the positive-going edge of the
grounding 20 PPS cloc_ pulse) of the input pulse. It remains active for a fixed period of time
(approx. 6.5 _sec.) after which it return_ to the quiescent state, where no significant power
consumption is required until th_ next input clock pulse. The state of the counter is stored
in the non-volatile magnetic shift registers, and is available for logic decoding only during
2-13
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COU_ri___SEQtrENCE
Count A B Output
0 0 0 0 vx
2 2 2 i _ X
3 3 3 i
h 0 1
1 2 1 Ao _ . I P/s
3 0 1 /
i0 0 2 1
ll 1 2 1
12 2 0 1 (INCLUDING 20 x SPEED-UP, COUNT I_IBIT AND
13 3 1 1 20P/S RESET FOR DM_ BY &80 SYNCHRONIZATION)
i_ _ 2 1 (Ax5 V_xed Base Modulo Counter)
15 0 3 1
ic 1 0 i
17 2 1 1
18 3 2 1
I_ A 3 1
0 0 0 0
?
Figure 2-4. Divide-by-20 Counter Block DLagram
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othe time that the shift driver is active. Because it is necessary that both the output decode
and the feedback synchronizing reset gates have a signal that indicates that the shift drivv_
is active, and no gating of any kind is required when the shift driver is inactive, the power to
all gates :.s switched on only during the time that the shift driver is active. This results in
no power consumption required for logic gates or information storage. In addition, because
there is no need for majority voting when all corresponding shift drivers in each replica are /
not active, power is switched on for the voters only when at least one corresponding shift
driver it active. Further more, all the associated circuitry, such as the buffers and OR
gates, tLe power switches, as well as the shift driver itself require no po,ver when the shift
driver is inactive. Therefore, no stand-by power, and very low average power, is required
for all o' the magnetic logic due to the low duty cycle required.
• he logic for the ring counters used in the divide-by-20 counter is shown in symbolic
form, a _ illustrated in figure 2-5, which also shows the more detailed version of the typical
ring cot nter. This diagram shows that the number of magnetic bits is actually less than the
length o. the ring counter, and that the last bit is decoded as the NOR of the output of the
magneti _.bits. This configuration insures that the output from each ring is unique (i. e.,
occurs oily once each cycle), and allows resynchronization by simply inserting a 1 in the
first bit.
'fhe divide-by-20 counter consists simply of two ring counters whose lengths are
relatiw'y prime (contain no common factors). Both shift registers are driven by the shift
driver: lowever, the position of one register precesses with respect to the other so that they
return _ the same relative position only once every 20 input clock pulses.
The divide-by-20 counter is synchronized by inserting a 1 in the first bit of both ring
counte s whenever a majority voted clock output pulse is generated. The signal designated x
is acti e only if the counter is in tile state where the counter output pulse would be generated,
but the -e iE no majority voted output pulse. Since the counter output pulse is generated only
when _ 1of the magnetic bits are reset, the x signal will force the counters to remain in this
state _ _d generate an output pulse for every clock input until a majority voted output pulse is
gener; ted to synchronize all counters. The synchroni-" mg input is also connected to the
buffer inhibit input, so that any magnetic register outputs which may have occurred at that
time will be eliminated. The x signal is not active during normal counter operation; however.
the application of the count inhibit or the power failure inhibit will cause the x signal to become
d
active after the counters reach the output state, because the output to the majority voters is
inhibited.
2-15
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TYPICALRING COUNTER
(Shownfor a L-Bit Counter)
BLOCK DIAGRAJ{
Figure 2-5. Typical Synchronizing Ring Counter
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2.2.5 Divide-by-60
The next counter is the divide-by-60 counter, shown in figure 2-6. It is a modified
64-state KSG, very similar to the divide-by-480 counter, with the following variations:
a. The register contains 6 magnetic bits, with 64 possible states; both state 60
and the all O's state are decoded in a single gate by deleting the one input that /
differs between the two states.
b. The synchronizing reset is driven by a set driver which provides the longer
pulse width necessary to set the initial state into the magnetic shift register.
c. All gates and the voter are driven by the appropriate power switch, so that no
stand-by power is required.
d. The 60X speedup is a ground signal applied to the inhibit input of all buffers
which provide inputs to the output decode. Thi_ fnrces the counter to generate
an output pulse after every input clock pulse, _nd prevents any bits in the shift
register from proceeding down the register.
e. The clear input (not shown on the functional diagram) inserts the all O's state
so that an output pulse is generated after the first input clock pulse after being
cleared.
2.2.6 Launch Counter
The Launch Counter uses mixed base ring counters similar to the divide-by-20
counter, although the configuration is more complex, as shown in figure 2-7. The Launch
Counter also contains output decoding for the Launch event timing and the clear and counting
indicator, and provides the update function and the update verify 3utput. The W, X, and Y
registers form the divide-by-60 portion which operates with output resynchronization in a
nearly identical manner tc the divide-by-2Q counter, except that update enable, designated by
E, can prevent the insertion of the first bit of the ring counters. Both the V register (7 bits)
and the Z register (17 bits) have voters within the feedback loop, so no other resynchronizing
is necessary or desirable.
The Z register differs from the other ring counters by a few minor changes. The
NOR output of the 16 magnetic bits is not generated with one gate and buffer combination, but
is instead split into the even and odd numbered bits. The buffer output for the even bits. de-
signated Z0(E), is a 0 whenever an even-number state (2 through 16, but not zero) is read out
of the register. Likewise, the buffer output designated Z0(O)is a 0 whenever any of the odd-
numbered states (1 through 15) ts read out, neither buffer is a 0 for the 0 state readout.
2-17
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Figure 2-6. Divide-by-60 Counter Block Diagram
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Figure _.-7. Launch Counter Block Diagram (Sheet 1 of 2)
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iFigure 2-7. Launch Counter Block Diagram (Sheet 9. of 2)
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Since the register begins with the readout of the 0 state after the first clock pulse after bein_
cleared, and proceeds in normal counting sequence through the remaining states to 16 and
back to 0, Z0(E) is a 0 every other clock pulse, except for states 0 and 1. It is this charac-
teristic of Z0(E) which allows it to be used as a reset input to the clear and counting flip-flop.
The clear and counting flip-flop is also reset by any of the states of the W, X, and Y registers /
except the 0 state and the 1 state. This means that the clear and counting will always be
reset by the first or second clock pulse input to the Launch Counter, unless all of the W, X,
Y, and Z registers have been cleared. Only in this case will the clear "_ndcounting flip-flop
remain set until the third clock pulse input to the Launch Counter.
The Z register is also prevented from recirculattng when a ground is applied on the
Update Enable (designated E) input. This means that neither the W, X, Y, or Z registers
will count during Update Enable if they were previously cleared, so that the clear and counting
flip-flop should remain set during the update procedure, regardless of the number of clock
pulse inputs. In order to permit resetting of the clear and counting flip-flop from the test
panel, the signal which forces the processor outputs to 1 will also reset the clear and counting
flip-flop. The feedback input to the first bit of the Z register uses the diode isolated input to
permit the use of voter pullups.
The launch event timing is decoded from the W, X, Y and Z registers. L-1 is decoded
from state 5 of the Z register and state 0 of the X register, resulting in an output 56 minutes
after the first clock pulse input after clearing, and every 68 minutes thereafter, because 56
rood 17=5, 56 rood 4=0, and 17x4=68. L-2 is taken directly from the 1 PPHR signal, resulting
i
in an output after the first clock pulse input and every 60 thereafter. L-3 is decoded as state
0 of W, X, Y, and Z, resulting in an output after the first clock pulse and every 17 hours
thereafter. L-1 and L-2 may also be set by L-3, and all 3 events may be set by the common
launch clamp which is simulated by the clear and counting flip-flop, or the individual manual
set inputs. Although uot so indic'_ted on the block diagram, the individual manual set inputs
and the launch clamp inputs are more directly coupled, so that they may cause a relay to set
even though either of the other logic inputs is already applied. The manual reset input is
directly coupled and overrides any of the set inputs.
Except for the common clear and shift driver input, the V shift register (7 bits)
operates independently from the remainder of the Launch Counter. It is always stepped by the
shift driver, regardless of the Update Enable, and does not enter into any of the launch event
decoding. It can therefore be preset to any state prior to the actual Launch Couv_.er counting.
The position of the V register when the remainder of the Launch Counter beghls counting
determines which of the 1 PPHR outputs will coincide with the first 7 rain output to generate
2-21
1967003890-030
the first 1PP 7 HR output. Since the V register advances a net of 4 positions for each 1PPHR
output (60 rood 7=4), the number of update pulses must effectively increment the register 4
positions for each individual one hour or preset. Each exact multiple of 7, however, will
result in a 1PP 7 HR output, which corresponds to a 7 hour preset. Therefore, the V register
is advanced to the position which corresponds to the final position after 4 times the number
of hours of preset desired. Since the position corresponds to the number of update pulses,
the number is determined as 4N mod 7.
If the total preset desired is a multiple of 7, then the number of update pulses is
exactly the same as the preset in hours. The number of preset hours in excess of multiples
of 7 determine the number of additional update pulses as described above. These results
are summarized below:
Preset Update
7M + N 7M + 4N Mod 7
7M + 0 7M + 0
7M + 1 7M + 4
7M + 2 7M + 1
7M + 3 7M + 5
7M+4 7M+2
7M + 5 7M + 6
7M + 6 7M + 3
2.3 Test Equipment Desl_
2.3. 1 Test Logic
The test equipment, supplied with the sequencer bre,_dboard, includes:
1) Test logic, located in the sequencer chassis, which assists in the monitoring
and testing of the sequencer.
2) The test chassis, which provides the input controls and output indicators
necessary for the operation and test of the sequencer chassis.
The test logic, shown in figure A-8 of Appendix A includes the digital difference detectors
and indicator light driving circuits. The electrical location of the digital difference detectors,
at the outputs of processors and voters, is shown in figure 2-1. The operation of the d_ffer-
ence detector circuit is covered in section 2.4.7. The primary function of the difference de-
tector circu;ts is to assist in the location of failures that cause output errors in the system.
The difference detectors can be operated in a latching mode so that temporary differences
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will be indicated. The 1PPM, update verify and 1 P/7 HR Indicator lights are driven via
flip-flops which toggle on each output pulse. The toggle flip-flops are included because the
normal 6. 5 _sec output pulses would not be sufficient to light the indicator lights. All ;ndi-
cator lights except the relay lights are driven by isolating NAND gates to prevent cross-talk
in the test cable from affecting output signals. Note that the nine test logic cards can be re-
/
moved from the sequencer chassis without affecting the operation of the sequencer. Note also
that if the dlff,;rence detector cards are removed, all processor and voter forcing lines are
broken thus eliminating the possibility that a failure on the forcing line will cause failure of
a complete replica.
2.3.2 Test Chassis
The test chassis front panel is shown in figure A-12 of Appendix A, and the test
chassis diagram is shown in figure A-9 of Appendix A.
The test panel contains a block diagram of the sequencer, ol_which the test input
switches and output lights are located. In addition to the inputs and outputs normally required
by the sequencer for operation, the test panel contains the difference detector indicators and
forcing switches required to check for and locate internal failures which would be masked by
the triple redundancy. Difference detector indicators are located at the outputs of each voter
and processing unit. A voter and a processor forcing switch lb provided for each replica.
The difference detector indicators are activated by any significant differences between
outputs of corresponding processors and voters In the triplicated system. The difference
detector indicators operate in two modes, latching and non-latching, as determined by the
difference detector latch switches.
The forcing switches allow the operator to force all processor and/or voter outputs
in a given replica to "one" or "zero. " This capability allows the operator to test replicas,
voters and difference detectors. Thus, to test replica C the processor outputs of replica A
are forced to be different than the processor outputs of replica B. Replica C then determines
the voter outputs. The combination of difference detectors and single rank testing provides
the operator with a convenient method of detecting and locating all failures in the triplicated
system.
In addition to the controls and indicators, the test cl_ssis contains the D. C. power
supplies for the breadboard system, as indicated in the test chassis diagram.
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A complete listing and description of test chassis controls and indicators is given
below:
1) Test Panel Switches
S-1 Processor Difference Detector Latch (determines whether Processor
Difference Detector Lights will be latched on after one difference de-
tection or will be free to go ON and OFF, providing an inst_n.ta_¢ous
indication).
S-2 Processor Forcing Switch, Rank A (forces a constant logical 1 or 0
output on all replica Counters; is off in normal operation).
S-3 Processor Forcing Switch, Rank B (similar to S-2).
S-4 Processor Forcing Switch, Rank C (similar to S-2).
S-5 Voter Difference Detector Latch (similar to S-1).
S-6 Voter Forcing Switch Rank A (forces a constant logical 1 or 0 output
on all replica A Majority Voters; is off in normal operation).
S-7 Voter Forcing Switch, Rank B (similar to S-6).
S-8 Voter Forcing Switch, Rank C (similar to S-6).
S-9 Count Inhibit, Rank A (inhibits the replica A t€stopping all
following replica A counters ff the Inhibit Disable switch is in the off
position).
S-10 Count Inhibit, Rank B (similar to S-9).
S-11 Count Inhibit, Rank C (similar to S-9).
S-12 X20 Speed-up (effectively by-passes +20 Counter in all replicas).
S-13 Clear, Rank A (clears first +60 and all following replica A counters).
S-14 Clear, Rank B (similar to S-t3).
S-15 Clear, Rank C (similar to S-I_).
S-16 Xt_0 Speed-up (effectively by-passes first +60 Counter in all replicas).
S-17 Upc_te, Rank A (provides one-shot pulse to replica A Launch Counter,
simulating normal Launch Counter input signal).
S-18 Update, Rank B (similar to S-17).
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S-19 Update, Rank C (similar to S-17).
S-20 Update Enable, Rank A (inhibits --17 and se_'ond -60 Counters in
replica A; for use when Up-dating -- 7 Counter).
S-21 Update Enable, Rank B (similar to S-20).
S-22 Update Enable, Rank C (similar to S-20). /
S-23 Set L-1 Relay, Rank A (sets replica A L-1 Relay).
S-24 Set L-1 Relay, Rank B (similar to S-23).
S-25 Set L-1 Relay, Rank C (similar to S-23).
S-26 Reset Relays, Rank A (resets all replica A Relays).
S-27 Set L-2 Relay, Rank A (sets replica A L-2 Relay).
S-28 Set L-2 Relay, Rank B (similar to S-27).
S-29 Set L-_ Relay, Rank C (similar to S-27).
S-30 Reset Relays, Rank B (similar to S-26).
S-31 Set L-3 Relay, Ravk A (sets L-3 Relay in replica A).
S-32 Set L-3 Relay, Rank B (similar to S-31).
S-33 Set L-3 Relay. Rank C (similar to S-31).
S-34 Reset Relays, Rank C (similar to S-26).
S-35 A.C. Power (a-c power switch for all d-c supplies).
S-36 28v D.C., Rank A (cormects 28v input of replica A to 28v supply or to
Test Chassis test point).
S-37 28v D.C., Rank B (similar to S-36).
S-38 28v D.C., Rank C (similar to S-36).
S-39 12v D.C., Rank A (comiects 12v input of replica A to 12v sup:,ly or
to Test Chansis test point).
S-40 12v D.C., Rank B (similar to S-39).
S-41 12v D.C., 7tank C (similar to 8-39). ,_
S-42 8v D.C. (connects Power Sense input node of all Power Failure De'ec-
tors to unregulated d-c supply or to Test Chassis test point).
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8-43 8v D.C. (identical to 8-42).
S-44 Inhibit Disable (controls the Count Inhibit switches S-9, S-10 and S-11;
if the three Count Inhibit switches are in the inhibit position, the In-
hibit Disable switch serves as a master inhibit control for all the
replicas by releasing the Count-Inhibits simultaneously).
2) Test Panel Lights
DS-1 +4 Counter (turned on by Difference Detector Circuits, indicating dif-
ference ill output between+4 Counters; can give instantaneous indica-
tion or be latched on by first difference detection).
DS-2 -4 Voters (turned on by Difference Detector Circuits, indicating lack
of agreement of any ¤ MajorityVoters; can give instantaneous indica-
tion or be latched on by first difference detection).
DS-3 "480 Counters (similar to DS-1).
DS-4 .480 Voters (similar to DS-2).
DS-5 -20 Counters (similar to DS-I).
DS-6 _20 Voters (similar to DS-2).
DS-7 -60 Counters (similar to DS-1, for first +60 Counters).
DS-8 "60 Voters (similar to DS-2, for first -60 Voters).
DS-9 lPPM, Rank A Voters (toggles at rate determined by output of first
"60 Majority Voter in replica A, providing visual indication of replica
operation; turned off by Clear S-12).
DS-10 IPPM, Rank B Voters (similar to DS-9; turned off by Clear S-13).
DS-II IPPM, Rank C Voters (similar to DS-9; turned off by Clear S-14).
DS-12 -7 Counters (similar to DS-I).
DS-13 -7 Voters (similar to DS-2)
DS-14 -_0 Counters (similar to DS-1, for second+60 Counters).
DS-15 _-60 Voters (similar to DS-2, for second •¨ Voters).
DS-16 -i-17Counters (similar to DS-I).
DS-17 -17 Voters (similar to DS-2).
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0DS-I8 Up-Date Verify, Rank A (toggles at rate determined by the replica A
Launch Counter input signal when Up-Date Enable S-19 is in Enable
position).
DS-19 Up-Date Verify, Rank B (similar to DS-18 with S-20).
DS-20 Up-Date Verify, Rank C (similar to DS-18 with S-21). /
DS-21 1P/7 Hr., Rank A (toggles at rate determined by replica A Launch
Counter).
DS-22 Clear and Counting, Rank A (turned off by replica A Launch Counter
exactly two minutes after counting has begun provided all Counters
were cleared prior to starting the sequence and all Counters function
properly; or turned off by Rank A Processor 1 Forcing S-2 turned on by
Clear S-12).
DS-23 1P/7 Hr., Rank B (similar to DS-21).
DS-24 Clear and Counting, Rank B (similar to DS-22; turned off by S-3, on
by S-13).
DS-25 1P/7 Hr., Rank C (similar to DS-21).
DS-26 Clear and Counting, Rank C (similar to DS-22; turned off by S-4, on
by S-14).
DS-27 L-1 Relay. Rank A (turned on by setting of replica A L-1 Relay).
DS-28 L-2 Relay, Rank A (turned on by setting of replica A L-2 Relay).
DS-29 L-3 Relay, Rank A (turned on by setting of replica A L-3 Relay).
DS-30 L-I Relay, Rank B (similar to DS-27).
DS-31 L-2 Relay, Rank B (similar to DS-28).
DS-32 L-3 Relay, Rank B (similar to DS-29).
DS-33 L-1 Relay, Rank C (similar to DS-27).
DS-34 L-2 Relay, Rank C (similar to DS-28).
DS-35 L-3 Relay, Rank C (similar to DS-29).
DS-36 Power (turned on with a-c power).
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2.4 Circuit Design
2.4.1 38.4 KI-IzClock
The 38.4 KHz clock source employed in the sequencer is shown in the non-redundant
sketch in figure B-l, Apvendix B. The oscillator circuit is basically the NAVWEPS 16-1-
519-2 Preferred Circuit PSC 31 with some modifications to meet the requirements of the
redundant version. The circuit is recommended for crystal oscillators in the 20 to 100 KHz
range. The oscillator is an amplified feedback type in which the feedback path is from the
collector of Q2 to the base of Q1 through the crystal. The impedance of the crystal at series
resonance is low enough to permit feedback of sufficient amplitude to start and maintain os-
cillations over the temperature range. The output signal from the oscillator at the collector
of Q2 is a square wave with a good drive capability. The oscillator outputs are summed for
each of the three replicas in the system and the load is driven via a buffer and squaring cir-
cuit. The oscillators are synchronized to esch other via capacitors which connect the bases
of the Q1 transistors.
The crystal used is the Reeves-Hoffman, type 13N3, 38.4 KHz +.01%, crystal as
specified in the purchase description.
2.4.2 NS2 Card - Shift Driver, Delayed Power Switches and RC Circuit
Printed circuit card NS2, shown in figure B-2 of Appendix B, contains the shift
driver, power switches and shift voltage source. The shift driver is a monostable circuit
which provides the two inputs required for the operation of the gated core-diode magnetic
shift registers. The shift output provides the high current pulse for the magnetic core read-
out. The transfer output is a voltage pulse that allows the magnetic register capacitors to
remain charged for the duration of the shift pulse; it returns to ground after the shift current
pulse has ceased. This enables the magnetic register outputs (as well as the logic output for
the first bit) to be stored into the appropriate bits of the magnetic register. The power
switches provide power to logic gates, voters, and the register input circuits on.y during the
transfer pulse. The shift voltage source is a simple R-C network to provide the source of the
shift current. It is designed to minimize power supply loading, to gradually reduce the am-
plitude of the shift current pulse, and to provide a low current source for the reset and clear
inputs.
The shift driver is activated by grounding an input to charge a small input capacitor
through a high impedance path. The shift driver is triggered when the input ground is re-
moved and the capacitor discharges through a low impedance path which includes a zener
diode to set the trigger threshold. This triggering circuit pro,:ides protection against false
2-28
I!
1967003890-037
Jtriggering. Once the input circuit has triggered, the in-phase Gutput signal is fed back
through a timing network to maintain the shift driver in the ON state for the desired period
of time. The shift output is a current limited tral,sistor stage which saturates if h:ss than
the maximum current at a positive voltage is available from the shift source. The transfer
output is driven by a complementary (PNP-NPN) inverter stage in which neither transistor is /
conducting during the quiescent period. During the period that the shift driver is ON, the
transfer output is driven by a low impedance to a voltage approximately 1 to 2 volts less than
twice the supply voltage (approximately 10V). This aouble voltage is supplied by a capacitor
which cannot discharge to a level below the supply voltage. Some "droop" on the transfer
pulse is permissible because the highest voltage is necessary only during the magnetic read-
out in the early portion of the shift pulse. The transfer output is driven to a low impedance
to ground when the s: "_'l,L iriver switches OFF, but the low impedance to ground is maintained
only for a short period of time. A shunt resistor to ground provides a relatively high im-
pedance path to ground for leakage currents during the quiescent period.
The delayed power switches are driven from one (or all three) of the transfer outputs
from corresponding shift drivers. The delayed power switch output is simply a low imped-
ance to the voltage supply during the transfer pulse, with a slow rise time to control decoder
"spiking". Delayed power switching is used on all logic gates and voters in the magnetic
logic to reduce the power requirements. The switched power clamped voltage output is used
for the magnetic register input circuits to provide a relatively constant charging voltage for
the input capacitor.
As described above, the shift voltage source is a simple R-C network. Energy for
the shift current is stored in ttle capacitor; the resistor limits the current drawn from the power
supply to that used for clear and reset. Because the shift driver is ON for a longer time than
required for read of the magnetic bits, the capacitor value is chosen so that it becomes dis-
charged during the shift pulse.
As indicated above, power switching is used for the majority voters. Each voter
power switch has a diode OR gate input from all replicas of the same transfer pulse so that
no failures propagate through voters. The voter power switch has a longer time constant to
provide longer turn-on delay and insure elimination of spiking. It does not have a fast turn-
off because it is not necessary and cannot be implemented in the simple manner used for the
logic power switch without causing failure propagation through voters.
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2.4.3 NS3 Card-Magnetic Registers
Printed circuit card NS3, shown in figure B-3 of Appendix B, contains five individual
gated core-diode magnetic shift registers. These registers are the non-volatile storage
elements of the sequencer system and are vendor supplied pre-packaged units. Each core of
the magnetic register provides one bit of shift register storage. An input circuit is included
for each register so that a logic signal may be used to set the first bit of the register. The
input circuit, therefore, provides the semiconductor logic-magnetic register interface.
The operation of gated core-diode shift registers may he summarized as follows:
Each core is wound with at least 3 different windings - a high current shift winding and two
low current windings, one each for read-in and read-out. In addition, the first core is some-
times provided with an alternate shift winding which is wound in the opposite sense to permit
setting the first core while clearing all remaining cores. Every core also has diodes in
series with the read-out and read-in windings, and an output capacitor. Information is shifted
through the register by the two-step operation of read-out, then read-in. The shift current
provides the read-out operation by providing a sufficiently high reset current to induce a
corresponding current in the read-out winding of any core not previously reset. This current
flows through the read-out diode and charges the output capacitor. No current flows in tae
input winding if the transfer voltage is sufficiently high to reverse bias the read-in diode.
There is, however, an induced voltage in the read-in winding, approximately equal to the
voltage on the output capacitor of the same core. The output capacitor remains charged until
the transfer line is grounded; this causes any of the charged capacitors to discharge through
the read-in windirg and set the corresponding core. Any current flow through the read-out
winding at this time is prevented by the read-out diode.
The magnetic register input circuit simply provides an additional output capacitor
which may be discharged through the input winding of the first bit. In addition, there is a
capacitor-charging resistor and a pullup resistor connected to the switched power voltage
clamp from the shift driver. The capacitor is charged if a logical "0" (ground) is present on
the input during the transfer pulse. A diode is included to insure a low impedance discharge
path.
2.4.4 NS4 Card Buffers
Printed circuit card NS4, shown in figure B-4 of Appendix B, contains the buffers
for the magnetic register-semiconductor interface. The buffers provide a high impedance
load to the magnetic register outputs. Input to the buffers is through a diode OR gate. A
logical "1" can be guaranteed on the buffer output by grounding the OR gate output thrGagh
one or more diodes provided for that purpose.
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The basic buffer circuit consists of 3 stages - a positive logic OR gate driving an
emitter follower which drives an inverter output stage. Any positive input will cause the
output to be a logical "0". However, if one of the inhibit inputs is grounded, this causes all
inputs to be a logical "0" and therefore forces the output to be a logical "1". In addition, a
high impedance discharge path is provided from the OR gate output which is connected to the /
transfer output of the shift driver. This path allows removal of charge from the OR gate in-
tegrating capacitor as well as from any magnetic register output capacitor not discharged by
the transfer voltage (the last bit of every complete register has no other discharge path) and
also provides a path for any leakage current.
2.4.5 NS5 Card-Power Failure Detector and Count Inhibit Circuit, Set Driver
Printed circuit card NSS, shown in figure B-5 of Appendix B, contains the power
failure detector, count inhibit circuit and a set driver. The power failure detector inhibits
the possible passage of count pulses down the divider chain when power supply conditions are
such that improper logic operation might result. The power failure detector operates as a
functional part of the divide-by-20 Counter by immediately inhibiting the one pu'.se per
second output of this counter after either the loss of AC power or the restoration of DC power
to the logic. The set driver circuit is used to insert the initial state in the divide-by-60 key
stream generator register. It is activated by the restored output decoder and forces the
register to contain the initia __state (regardless of the previous state) after the end of the
shift current pulse. Although there is no regeneration, the normal power supply input is
buffered to help insure that power supply transients cannot cause spurious outputs. Two in-
dependent circuits are used to provide the inhibit output: nne is specifically designed for
loss of primary power; the other provides the turn-on inhibit. The diode input for the count
inhibit is located on the power failure inhibit card as a matter of convenience.
2.4. 6 NS6 Card-Relay Driver and Diode Array
Printed circuit card NS6, shown in figure B-6 of Appendix B, contains a relay driver,
relay, _nd a diode array. A negative-going signal on any driver diode input causes the cir-
cuit to turn ON and remain ON for a fixed period of time. The set coil of the magnetically
latching relay is energized during this time. A direct input which causes the circuit to be ON
continuously and manual controls for setting and resetting the relay are also provided.
The relay driver circuit is essentially a monostable PNP-NPN two stage inverter
with capacitor coupling to the first stage from either the output or the diode inputs. A special
direct-coupled input is provided which is used for the Launch Clamp. Grounding this input
causes the circuit to remain ON and completely discharge the output capacitor, thereby
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tpreventing any further setting of the relay until the clamp has been released and the output
capacitor allowed to charge. Grounding any input diode causes the circuit to turn ON and the
output capacitor to discharge through the set coil of the relay. The feedback is coupled to the
input through another diode, so that the input may be released at any time during the output
pulse without affecting the output. Even if a diode input remains grounded, the circuit re-
turns to the OFF condition. This permits manual setting of the relay, even though another
diode input will not trigger the circuit.
A single timing network is used for both the input feedback and the input triggering.
The coupling capacitor is normally discharged, with both sides referenced to the 6V. supply
(which is connected to the emitter of the first stage), so that power supply transients (in-
cluding power turn-on) do not trigger the circuit. A small integrating capacitor (also
referenced to the 6V. supply) improves the input noise immunity and the rejection of possible
spurious inputs.
2.4.7 NS7 Card-Digital Difference Detector
Printed circuit card NS7, shown in figure _-7 of Appendix B, contains the digital dif-
ference detectors used for the testing of the sequencer bre_,h, _'c. There are two detector
circuits on each card. These circuits are part of the test equipment and do not contribute to
the functional operation of the sequencer. The difference detector card also contains con-
nectlons fo_"the forcing signals so that these controls are mechanically disconnected from
any of the associated signals if the difference detector card is removed. The entire set of
difference detectors permits complete checking of the logic redundancy of the sequencer.
The difference detectors themselve_ are not triplicated; only one detector is associated with
each voter input and voter output.
Two sets of diode gate inputs detect both the highest and lowest voltage input. If the
highest exceeds the lowest by the threshold of the circuit, the detector transistor is turned on.
If the lowest input under these conditions is also near grcand (logical "0"), then the difference
detector output becomes a logical "1". If the display control input is a 'T', then any difference
that persists for approximately 1.8 #sec will activate a logical feedback connection which
will maintain the output at a logical "1". The minimum time required to latch the output is
primarily determined by the integrating capacitor on the l,ode of the feedback gate.
2.4.8 Standard Cards
The "Standard" printed circuit cards, as shown in figures B-8, B-9, B-10, B-11 and
B-12 of Appendix B, ar_ general card types containing commonly-used logic functions.
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These cards include the following:
T_pe Nomenclature of Card in Logic
Diagrams
B-8 NAND Gate 002 or 002A
B-9 Parallel Register 004 /
B-10 Fan-in Gate 014
B- 11 Positive Logic Driver 469
B- 12 Resistor Board 030
The NAND Gate and Fan-in Gate cards offer convenient arrangements of diode-transistor
integrated gate circuits. These include 3-input NAND gates with and without nodes, 8-input
NAND gates and diode clusters. A modification of the NAND Gate card 002 to allow two
separate power switched power inputs is explained in figure B-8 of Appendix B. The modifi-
cation is designated 002A. The Parallel Register card contains twelve flip-flop circuits,
groups of which share common clock inputs. The integratcd circuits are MIL-tested versions
of the Westinghouse and Raytheon 200 series line in TO-5 can packages.
The Positive Logic Driver card contains four positive logic drivers. These consist
essentially of a 3 input AND gate capable of driving 100 ma bilateral current. Signal returns
are provided for each signal output. The circuit is capable of withstanding temporary short
circuits to ground at the output when all inputs are logical "1". The positive logic driver is
used in the sequencer as a line driver to ground support equipment (for the Update Verify and
the Clear and Counting signals) as well as a driver for test signals.
The Resistor Board is a universal card allowing the installation of various conven-
tional components. It is used to mount pull-up resistors, isolation diodes, etc. when re-
quired and not available on other cards.
2.4.9 Redundant Power Distribution
The seqvencer power distribution system is shown in figure A-10 of Appendix A.
The primary power, as received by the sequencer breadboard, is DC power from the test
chassiq distributed on redundant lines. The +28V. power, for the relays, is received on 3
lines into a diode buffered node. The voltage at the node will be the highest of the three ap-
plied voltages. Note that the node connection can be disconnected so that different voltages
can be applied, 'via the test chassis, to each replica. The power is fed from the node (via
decoupling networks consisting of a fuse, diode, capacitor and bleeder resistor) independently
to each replica of the system. The +6V. power distribution is similar to the +28V. power
distribution except that the +6V. power is regulated power. The redundant power regulator
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shown in figure B-13 of Appendix B accepts +I2V. power from the test chassis and provides
+6V. power to the sequencer system. The regulator is designed so that no single component
failure can cause the output voltage to fail high. The regulator circuit provides very good
regulation over the required temperature, loading, and input variations, as well as with
single failures.
A bleeder resistor in the decoupling network maintains a minimum drain of 90 ma thru
the output diodes to prevent loss of regulation in the diodes due to the low current require-
ments of the magnetic logic. The +6V. power requirements for each replica are broken into
two parts. Each part is fed via a separate decoupling network from the +6V. node. The
power sense signal, which indicates the imminent failure of +28V. and +6V. power, is derived
from a special DC supply in the test chassis. It is fed from the power sense node to the
power failure detectors _.nthe Divide-by-20 Counter circuitry.
The vendor-supplied 12V and 28V power supplies located in the test chassis are
shown schematically in figure B-14 and B-15 of Appendix B.
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3. TestProgram
3. 1 Operational Tests
The normal starting condition of the _equencer, in the spacecraft, requires that the /
lower frequency counters must start in the "clear" state. To clear these counters, the
COUNT INHIBIT ir applied atthedlvide-by-20 counter and then the CLEAR is applied to the
div,deoby-60 and all succeeding counters. The COUNT INHIBIT signal stops the counting
action of the lower frequency counters.
As indicated, each of the three replicas may be inhibited independently unless the IN-
HIBIT DISABLE switch is on. This switch will release all of the COUNT INHIBIT lines, and
allow simultaneous initial operation of the counters.
Since the normal starting condition of all of the lov._er frequency counters is the clear
state with all relays reset, the CLEAR is switched on prior to the COUNT INHIBIT release.
The CLEAR should extinguish the 1 MINUTE, 7 HOUR, and UPDATE VERIFY indicators and
cause the CLEAR AND COUNTING indicator to light. The output relays are reset by the
MANUAL RESET switches. The difference detector indicators may then be switched tempo-
rarily to LATCH OFF to extinguish any indicator set due t,_ previously existing differences.
The RELAY INHIBIT, which is normally derived from the LAUNCH CLAMP. is simulated
by the CLEAR AND COUNTING signal in the breadboard. Therefore, if the relay power is on,
all rel_,ys will set when the CLEAR AND COUNTING SIGN/tL is reset (light on) by the CLEAR.
Therefore, all relays will normally require a MANUAL RESET following the CLLAR operation.
The X20 and X60 SPEED UP control switches should be OFF to provide oL_tputsat the
normal frequency. Either or both of the SPEED UP control switches may be ON to provide
speed up factors of 20, 60, or 1200 times normal.
After the Sequencer Breadboard has been cleared and before the INHIBIT is released.
the update operation as was described in Section 2.2 may take place. The 7 HOUR output
toggle flip-flop indicators are used to monitor the update operation. The UPDATE ENABLE
switch must be ON; otherwise, the update pulses will be counted as normal 1 MINUTE inputs
and the entire Launch Counter will be affected. An update switch is provided for each replica
in the breadboard. Howe,er, to obtain proper operation of the system, a simultaneous update
must be applied to all three replicas. Simultaneous update signals can be obtained by connecting
the three replicas together at the update i verter gate outputs (test point 1 or pin 3 at card
location 02). The first pulse generated ,by the. update push button should generate a 7 HOUR
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out'put and therefore change the state of the output indicator from OFF to ON. The divide by
7 ring in the Launch Counter then advances one position for each update pulse; this should
generate a 7 HOUR output for every 7 input pulses and cause the output indicator to change
state. The final position of the divide by 7 ring is determined by the number of input pulses
in excess of exact multiples of 7. Each update pulse should also result in an UPDATE VERIFY
output which will cavse the UPDATE VERIFY indicator to change state. If the Sequencer has
been cleared bei'ore the update operation, the update input pulses should have no other effect
than to cause the 7 HOUR outputs and provide the UPDATE VERIFY output.
The COUNT INHIBIT may be released from each replica individually by turning OFF
separate COUNT INHIBIT switches or from all replicas simultaneouoly by turning ON the IN-
HIBIT DISABLE switch. If each replica is released individually, the starting time is the time
at which the second COUNT INHIBIT switch is switched OFF. Individual switching oI thc
COUNT INHIBIT switches is normally expected to cause differences oh "le } _E*"OND output
due to lack of initial synchronism.
Sequencer operation after the release of COUNT 1_ _. ,_r should be as follows:
The I MINUTE output indicators will immediately (within one-twentieth of a second)
change from OFF to ON. The 7 HOUR output indicator will change state once for every 7 X
: 6(_ = 420 minutes, with the timing of the first output dependent upon the initial state of the
divide by 7 ring as determined by the update operation. The L-1 relay will be set after 56
mi,_utes and set pulses will occur again every 68 minutes. Likewise, the L-2 relay will be
set after 60 minutes and set pulses will occur every 60 minutes thereafter. The L-3 relay
will be set after 60 X I"/ = 1020 minutes and set pulses wil: occur every 1020 thereafter.
However, the setting of L-3 will set l:,oth L-1 and L-2 (if net already set) and inhibit any
further set pulses to them.
The purpose of the voter difference detectors is to monitor the voter outputs to verify
that all voters in the same "file", or location, always provid,, the same logical output. Proper
operation of the vJter difference detectors (and voter forcing switches) is verified by applying
all possible combinations of :nputs to the voter difference detectors (using the voter forci_g
switches) and observing that there is a voter difference indication whenever the inputs are not
all alike. Dynamic operation of the difference detectors is checked by forcing each single
replica to a 1 and observing that the difference detectors latch ON at the time of the first out-
put pulse from the associated proceosor or voter.
-I
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There are several procedures that may be useo to provide all 8 combinations of the 3
inputs to the voter difference detectors, for the static difference detector tests. Perhaps the
simplest procedure for manipulating the switches is as follows:
1. ) With the VOTER LATCH switched off, switch all voter forcing switches to
the "0" state. All voter indicators should remain OFF. Indiviclual)y switch /
each forcing switch to the "1" state and return to the "0" state. Observe
that all voter indicators should remain ON while each of the switches is
swl*ched to 'T' and should go OFF after returning each switch to the
"0" state. _"
2. ) Switch all voter forcing switches to the 'T' _tate. All voter indicators
should remain OFF. Repeat the procedure described above, moving each
switch from "1" to "0" and returning to "1".
The voter d_.fference detector tests are intended to verity that the voter difference de-
tectors and their forcing switches are operating. However, the probability is high that even
if a voter difference detector does not indicate a failure in normal operation, that failure will
still be detected by processor difference detectors. Therefore_ ,t'"is net expected that these
tests would be conducted frequently. It should also be noted that the _'ystem is rendered in-
operative by the complete test procedure described above. If ',t is desired to leave the system
operative as much as possible, only one forcing switch should be applied at a time. The sys-
tem can then be operated dynamically on the remaining lines. If operation is attempted while
using t_e voter forcing switches, the processor difference detectors will al_o indicate differ-
ences.
The purpose of the processor difference detectors is to provide a continuous monitor cf t
the processor outputs to majority voters. The operation of both the T_rocessor forcin_ switches
and the processor difference detectors is verified by the singular r_nk testing proced,'rc as out-
lined below, or in exactly the same manner as the voter forcing switches and voter difference /
detectors as outlined above.
The processor difference detectors nurmally indicate all logic errors generated at the
processor outputs to majority voters. However, singular rank testing is necessary to verify
that each non-redundant replica can actually operate _ndependently, with the other replicas _=_
disabled, and that the voters are capable of transr,_ltting correct signals under these conditions.
H the voter difference detectors are monitored during singular rank testing, it can be verified
that the voters all provide the same majority output for all possible inputs. Singul_tr rank testing
is intended for use in an operating system, with proper system operation throughout the tests.
8J| l ill
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The singular rank testing procedure is summarized as follows:
1. ) The system is operated in all normal functional modes. If the difference
detectors indicate that there are logic errors present, they should be re-
paired; otherwise the system will fail during the singular rank tests.
2. ) One rank is chosen as the normally operating non-redundant system. Its
processor forcing switch must be left in the normal non-forcing mode.
One oi the remaining forcing switcl _s is switched to the "0" state, the --
other to the "1" state. The processor difference detectors are observed
to verify that the use of any two forcing switches in opposite states
causes the indicators to be ON. (If the system is opel ating with outputs
of both 'Ts" and "O's" to voters, the use of any one forcing switch
should cause a difference indication). If all of the detectors indicate
processol differences for all the combinations of forcing inputs, then
it }s verified that all processor detectors and forcing switches are
operative.
3. ) The system is operated to verify that the rank chosen for normal oper-
at._on is capable of correct operation for the desired conditions. If it
is desired to further check for the possibility of unknown coupling be- •
tween ranks (other than at the voters), the states of the two remaining
forcing switcaes may be reversed and the operational test repeated.
4. ) The procedure described above is essentially repeated for the remaining
replicas. The replica formerly forced to the "0" state is now switched
to the normal mode, the other forcing switch is reversed from the 'T'
state to the "0" state, and the switch previously in the normal mode
i_ switched to the 'T' state. Operation of the detectors and system
functional capability is verified as before.
5. _ The procedure is repeated again, with the last replica (previously
forced to the "0" state) now switched to normal mode, the other forcing
switch reversed, and the switch previously in the normal mode
switched to the "1" state. Operation is verified as before.
The proper operation of elements throughout the system verifies that all processors
are operating correctly and that the voters are capable of transmitting correct signals. In
addition, if there is no voter difference indication duz'_ng the procedure described above, then
the voters provide the majority output for all possible inputs.
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The difference detectors may be operated in two modes, either continuous indication or
display latch. When the indicator latch switch is ON, any output from the difference detector
will cause the indicator to latch and remain ON; when the indicator latch switch is OFF, the
indicator provides a continuous display of the difference detector output. Separate indicator
control switches are provided for the voter and processor detectors. The voter detectors /
should be operated with the indicator latch ON except during the voter detector testing pro-
cedure. The processor detectors should be operated with the indicator latch OFF during the
singular rank testing procedure. The processor indicator latch should be ON during norm_
operation.
The ability of the unit to tolerate power failures without loss of existing counter states
is tested by turning off the AC power, at the test chassis, for measured time intervals and
noting that the system outputs still function with the proper timirLg after the measured time
interval. Note that the time interval measurement must take into account the built in time
delay of the power failure detector (approximately 3.0 sec. ) in addition to the time the AC
power is off.
The equipment was tested, as described above, over the temperature range from -10_C
to +85°C with the three DC power inputs (from the test chassis) varied, in all combinations,
over a _15% voltage range. In addition, the susceptibility, of the unit to single component
failures was tested: 1. ) by opening and shorting components in the oscillator and power
distribution circuitry and 2. ) by removal of cards and single rank forcing in the circuit
redundant circuitry.
3. 2 Test Results and System Changes
This section includes a description of the problems that were encountered during the
test program and t .e design changes that were made to the system in order to obtain the de-
sired system operation. Minor changes, such as wiring list corrections and the addition of
pull-ups will not be discussed.
The only design change in the clock divider chain, including the Divide-by-4. Divide-
by-480, Divide-by-20, and Div_.de-by-60 counters, was the addition of the clock to the output
decoding in the Divide-by-480 counter. This input provides the same functional input as the !
switched power input, which is a necessary input in the all O's decode in order to provide an
output with AC transitions to trigger the following shift driver. The clock input to the 480
d
count decode was included as a matter of convenience to provide comparable timing for either
decoder.
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There were a few changes in the 7-bit register in the Launch Counter. These changes
were required by the timing problems which occur when a switched power voter is used directly
on the output of a buffer, rather than on the output of a decoding gate. This problem occurs
because the output of a switched power voter cannot be a 0 until its power has been turned on.
The power turn-on must be slow to prevent spiking on the voter output, so that there is a
significant delay between the beginning of the shift driver XFER pulse and the application of
full power to the voters. This delay presents no problem (and is actually desirable) when
voters are placed on the outputs of decode gates, which are 0 on the output only when the out-
put signal or synchronizing feedback is present. In the case of a ring counter buffer, however,
it is a 0 every clock pulse when the output or feedback signal _ :st be inhibited. When the in-
hibit is delayed, however, a significant spike occurs on the output and feedback signals before
the inhibit is applied. The only functional effect of this spike occurred on the feedback signal
which was also wired to the buffer inhibit. This addition, compared to the former logic design,
was made to linit the total possible number of l's in a ring counter in case of a failure which
might insert consecutive l's in the register. However, if this inhibit is applied during any of
the states of the counter which should contain a 1 in a magnetic bit, it rapidly destroys that
information, even ,hough the inhibit is applied only momentarily. Therefore, significant
spikes which existed ou the buffer inhibit could not be tolerated. Disconnectiug the buffer in-
hibit eliminated this problem and does not affect the functional operation in any way. Since
all other functional signals contain a high degree of intugration and a high level of noise im-
munity, the voter turn-on delay did not affect the functional operation of the sequencer. How-
ever. the sensitivity of the test equipment is such that incorrect operation was indicated on
the test panel.
The 7 HR indicator would toggle from the spike on the 7 HR decoder which resulted from
the timing delay on the voter. This was corrected by placing an integrating capacitor with a
discharge resistor onthe input of the decoding gate.
In addition, the normal voter placement on the output of a decoding gate results in the
timing of voter turh-off being determined by the turn-off of gate power or the XFER signal
from the shift driver. In the case of the voter on the buffer output, the voter remains on
until either the buffer turns off, or the voter pcwer is turned off. Since the last bit of a
magnetic re_ister normally has a very slow discharge time, the voter turn-off for this case
was determined by the turn-off of the voter power. Normal variations in this timing would
cause the difference detectors to indicate under certain conditions. This indication was elimi-
nated by reducing the discharge time for the last bit by connecting the buffer inhibit to the
XFER signal via an isolating diode and a lower resistor than otherwise provided for the dis-
charge path.
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The distribution of the voter and gate switched power has been changed to include two
more voter switched power gates in addition to the 16 available on a single standard card. The
two logic gates that were ch_ .ged to voter power are the voter gates formerly connected to
gate power. The switched power to the 1PP7HR decode is necessary to inhibit the gate when
there is no shift driver XFER pulse. /J
The common input _,ower connection for both the B1 and B2 magnetic shift registers
(formerly pin 36 at the magnetic register card, NS3) was disconnected and brought out to
separate pins. This was necessary to prevent the inadvert charging path which otherwise
results in feedback from the first bit of one to the first bit of the other when these bits are
an internal part of a shift register, ab used in the 17-bit register in the Launch Counter.
The shift driver was slightly modified to reduce the shift current rise time. This was
necessary to reduce the 0 noise of the magnetic registers. It was determined that the reduc-
tion of noise immunity at high temperature, due to reduced diode thresholds, was sufficient to
permit the register to regenerate zero noise to a logical 1. The shift current rise time was
reduced by adding a capacitor from base to ground on the current-limiting driver transistor.
In addition, the trimming shunt resistor on the emitter current feedback resistor w_,s re-
moved to slightly reduce the shift current.
The power distributiol_ was changed slightly so that the power to the voters driving the
Launch Couuter shift driver is connected to the same section of power as the remainder of the
Launch Counter. This was done because the voters are actually part of the Launch Counter,
since the failure of such a voter causes the entire Launch Counter to f_il in that replica.
Actually. the combination of multiple functions on common cards does not permit t_e exact
division of power distribution into the proper sections, since the Divide-by-60 counter shift
driver, gate power switch, and voter power switch are all on one card. Therefore, the failure
of Launch Counter power will also cause failure of the Divide-by-60 counter. Failure of the
power distributed to the primary divider chain, howe,,er, will also cause failure of all clock
outputs, including the 1PPMIN and 1PP7HR because the buffers in card locations 9 and 10 are
shared among the Divide-by-20 counter, the Divide-by-60 counter, and the 7-bit register of
the Launch Counter. If buffer card location 10 power were changed to Launch Counter power,
then failure at the primary clock divider chain power would affect only the clock outputs
through the Divide-by-60 counter.
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In addition to the modifications and changes described above, there were several modifi-
cations of a minor nature which did not affect the functional operation. The more significant
of these are listed below:
a. The test inputs from switches on the test panel for CLEAR and Voter 0
forcing were amplified through spare positive logic drivers in card loca-
tion 22 to reduce the current required through the test cable and switches.
Puilups are included on both of th,_se inputs, of course, with capacitors
added to the voter 0 forcing input to improve noise immunity.
b. Drivers were added to all of the toggle indicators (1PPMIN, UPD._,TE
VERIFY, and 1PP7HR). It was found that the switched power voters and
the switched power update verify gate, due to the slow power turn on (or
the lack of pull,-ps on the gate) did not provide the fast negative-going
transition necessary to insure reliable triggering of the flip-flops. In
the case of UPDATE VERIFY, the problem was solved simply by changing
the existing driver; in the remaining cases a spare gate connected to
DC power was inserted on the input.
c. Several minor modifications were made to the initial configuration to
improve no;se immunity and reduce noise sensitivity to the test panel
switches. These included the addition of pullups to all forcing switch
inputs, the use of a resistor-capacitor combination on switches to reduce
the generated switch noise, and the use of coaxial cable on the update
input to reduce noise pickup on that input as well as the addition of an
inverter gate on the update pulse to the Launch Counter shift driver.
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FIGURE A-If. CARD ASSIGNMENT
CARD TYPE
Slot P_nk A Rank B Rank C
Number
01 SP_RE
02 002.
o3 004
O4 OiA
05 O02
06 NS2
07 SPACE
o8 MS3 _
Z
09 NS4 H H
iO NS4 _ O
ll O02A _
12 N82 _ _.
13 NS5
14 O02A
15 NS2
16 SPACE
17 NS3
18 NS4
19 NS4
20 O02A
1967003890-075
APPENDIX A-II,CARD ASSIGN]_EhT
CARD TYPE
Slot Rare A Rank B Rank C
Number /
22 46 _
23 SPACE N N
2A NS6 _ c.,
C]
2_ SPACE _ _ _%
26 NS6 _
27 SPACE
28 NS6
29 030
30 SPARE
31 NS7 OO2 NS7
32 NS7 004 NS?
33 NS7 NS? NS?
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[_iGUREC-I. }_A_TSLIST, 38.L KHz CLOCK (OSCILLATOR)
QUANTITY REQUIRED_ PART NUMBER DESCRIPTION
/
]
1 _LCO7GFI2AK mesistor ml
] CC,q7GF562K Resistor R2
i RCOTGFNIOAK Resistor R3
3 HCOTGF332K Resistor HA, R_12,R2_
2 RCOTGFIOIK Resistor RS, R6
4 _COTGF333K Resistor RT-R9, RI3
1 dCC7GF223K kesis_or _lO
- bSi3AD475K Capacitor C5
2 CS13AD275K Capacitor C_, C9
1 0.05 uf Capacitor, Ceramic Disc C1
4 _.Ol uf Capacitor, Ceramic Disc C6-C8, CIO
1 &70 pf Capacitor, Dura Mica C2
1 5000 pf Capacitor, Dura Mica C3
I
IN91A Diode-L
2 2N335 Transistor Q3, Q4
2 2N708 Transistor QI, Q2
i 13NS Crystal, Reeves, Hoffman, 38._ KC, YI
1 #8OOO-DG1 Crystal Socket Assembly, Augat
] Terminal Block, 3 point
_ For one ol _he %hree Clock Circuits used.
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'': _ - '_ I2 _ 1 4 _ 1 6 l T; 81,i_131,156___IlIll _' I] '
II [ ] ,,
Q Y ,RE U CODE PART ;lUMBER • ITEM
IDENT _ DESCRIPTION SPECiFiCATION
332D336 ASSEMBLY ,, 1-''THRU 4 -" /
3320335H01 PRINTFD WIRING BOARD 2
TEST SPECIFICATION 3
X SCHEMAT I C 4
2 331 C2 64H34 V EYELET 5
7
CS13BD275K CAPACITOR C1 MIL-C-26655 8
i
2 I 788C016H01 V CAPACITOR C2s C9 9
i
2 I 332D342H05 V CAPACITOR C3, CIO 10
I CKOSCWIO2K CAPACITOR C4 _Cll MIL-C-IIOI5 11
2 332D342H06 V CAPACITOR C.5, C7 12
2 CKO5CWIO1K CAPACITOR C6_ C8 MIL-C-11015 13
13 1N914 DIODE CR1 TO CR6, CR9 TO CR15 MIL-S-195OO/II(e,z _ 14
2 1N958A DIOOE CR7, CR16 MIL-S-19590/II- / 15
6 2N"2481 TRANSISTOR Q1 TO Q4, Qo_, Q7 MIL-S-19500/I_6_ 16
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QTY REQUIRED CODE PART NUMBER } DESCRIPTION SPECIFICATION
g
GO1 IDENT NO
1 2Nl132 TRANSISTOR C,6 '41L-:,-1£5OO/177 17
1 RCO7GF'221K RESISTOR R1 r_i L-P-If I_
1 RCO7GIZZ_J RESISTOR R2 !41L-r'-ll 19
!
6 RCOTGFIO2K RESISTOR R3e R7_, P13, R16_ HIL-R-11 20 /
R18_, R21
8 RCO7CF1 03_ RES I STOR 5 V'l L-P-1 I 21
3 RCOTGF332F RESISTOR RIO, R17, R20 '41L-R-11 2_
1 RCO7GF272J RESISTOR R12 r41L-R-11 2.
2 RCO7GFIO1K RESISTOR R19, R26 '41L-R-11 24'
i RC2CGF2R7J RESISTOR R22 M I L-R-_ , 25
i
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,] '_31C2_AH34 V EYELET
. ,]KQtSC,/IO2K CAP_._'X'_I_, -- _., _,QC_" "IL-C-llOI5 6
5 1_'914 ,)lODE CR1 - CP5 '1L-.,-195OO/1164 7
C RCO7qF102Y RES iCTOR RI ,R3,RS, R7,R9 ql .... 11
:; ;,,-.OTqF10_ PES IS1 OR _,z,h'4,f G,RS_R10 I L-,_-I 1
1 .9323S,$2HO1 MAGNETIC t(EP, I STEF" Z1 10
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3321:)2831-101 PRINTED WIRING BOARD 2 I
LOGIC DIAGRAM
,', TEST SPEC
2 331 C264H34 V EYELET
1 CS1 3BD275K CAPAC I TOR, C1 M I L-C-26655
I 788C016H01 V CAPACITOR,C2
2B IN914 DIODE,CR! TO CR28 MIL-S-IgSOO/II&A
4 RCO7GF4:TL3K RES ISTOR, RI, R 5 RI0)RI4 MI L-R-I I
c_ 2N2481 TRANSISTOR,Q1 TO Q8 MIL-S-195Od/2&SA 1
4 CKOSCW10tK CAPACITOR., C3, C4_ C_.,5, C6 MI L-C-11015 1
12 RCO7GFIO3K RESISTOR - R2,R3,R4_R6pR7,R8_j MIL-R-11 1
R11,R12;R13,R15,R16jR1 7
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E)IA_RA_JbCHE'4ATIC
331 C264H34 V EYELET 5
.._C07GF332K t,,E.'-.I.'Z.TOR- R1, R2, R4, RS, R1G ','1L- -11
RCO7GF102K RESISTOR - R3j R9; R13 I L-, -11 7
RCOTGFIO3K RESISTOR - R5., R6, R7, Rll; "IL- -11
R12_, R14, R15
RCOTqFIOIk RESISTOR - RI6 'IL- '-II
C'ISBCI071, CAPACITOR - CI TO C5 "IL-E--_E.,:!:5 10
7dSC0161101 V CAPACITOR - C3, C7 11
C:,I 3F_D275K CAPACITOR - C8 '1L- :-2.:G: -. ' 1 "
1M914 _IODE - CPl TO CR6 ' IL-.-lt_50C',/116 12
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3323294 AS:,EHBLY _" 4
332.)293HOI PRINTED WIRING BOARD
TEST SPEC 3
SCHEMAT I C 4
_91C264H34 5
6
7
CS13BE106_ 'AI L-C-26655 £
CL65BK5OOMPC CAPAC I TOR C2 H! L-C-3965
CKO'SCW101K CAPACIT')R C3 _1L-C-11015 0
788C01 61-101 CAPACITOR C4 i
i
CS13BD275K CAPACITOR C5 MI L-C-26655 2 -
t.
2N11 32 TR^NS ISTOR O1 MI L-S-195OO/177H
;'rt2481 TRANSISTOR Q_ MI L-._ -19500_PA !
1N914 r)IOOE C"1 TO CR1, MIL-_-19500/116. 5
d
_3_Z D 342 HOwl. RELAY ) KI 6I
! q RCO7C,F332K RESISTOR RI ,R2_R7 MI L-R-11 7 -
I 3 qCO7GFIO2K RESISTOR R3pR4wR5 MI L-R-11 g
1 RC.O7'3FI OJK RESISTOR R6 MI L-R-11 1"
1 _,3OC959HI 7 CLI P 20
2 331 C264H02 EYELET . I
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I
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FIGURE C-2. PRINTED WIRING ASSEMBLY PARTS LIST
NAND Gate Logzc -002, O02A
(Drawing # 33CDOO2)
/
QUANTITY P_QUIRF_D PART NO. DESCRIPTION $FECIFICATION
X 330DOO2 Assembly
1 330DOOiHO1 Printed wiring
board
2 331C26&H3& Eyelet
16 RCOTGFIO3K Resistor R1- R16 MIL-R-11
(Type002 6.-/,-)
1 CSI3BD275K Capacitor C1 MIL-C-26655
(T_zp_oo2 only)
1 7880016HO1 Capacitor 02
(T_eOO2only)
8 128C362HO1 Microelec _ronic
Device RM6177; l-l;
1-2,1-3,l-a,1-5,
2-1, 2-3, 2-5
C-21
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FIGURE C ,3. PRINTED WIRING ASS_I_BLY PARTS LIST
PARALLELREGISTER-OO& /
(DRAWING #330DOO&)
QUANTITY REQUIRED PART NUMBER DESCRIPTION SPECIFICATION
X 330DOOA Assembly
i 330D_O3HOI Printed Wiring
Board
2 331C26&H3& Eyelet
i CSI3BD275K Capacitor CI MIL-C-26655
i 788C016HO1 Capacitor C2
12 !28C073H01 Microelectronic
Device RS29_T,
i-i, 1-2, 1-3,
i-_, 1-5, 2-1,
2-2, 2-3, 2-h,
2-5, 3-2, 3-&
C-23
, / o
i
WestinghouseEl ctricCorporation
DEFENSE CENTER _) BALTIMORE MD., U. S. A.
TITLE _,
PRINTEDWIRINGASSEMBLY_
REGISTER j PAPAL-EL :
I
CODE IDENT NO. SIZE DWG NO.
89661 D _000_
C-24
L
•--.-" " _1__ = " I
1967003890-121
FIGURE C-h. PRINTED WIRING ASSEMBLY PARTS LIST
FAN-IN GATE LOGIC-OI4
(DRAWING #330DOIA)
/
QUANTITY REQUIRED PART NUMBER DESCRIPTION SPECIFICATION
X 330DOIA Assembly
1 330DO13HO1 Printed Wiring
Board
2 331C26&H34 Eyelet
6 RCO7GFIO3K Resistor RI-R6 MIL-R-II
1 CS13BD275K Capacitor C1 MIL-C-26655
1 128C362H01 Microelectronic
Device RM6177,
1-4
1 128C075H01 Microelectronic
Device RS296T,
i-i
1 128CO77H01 Microelectronic
Device RS298T,
1-2
3 128C078HO1 Microelectronic
Device RS299T,
1-3, 1-5, 2-i
C-25
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FIG[TEE C-5. PRINTED WIRING ASSEMBLY PARTS LIST
POSITIVE LOGIC DRIVER - &69
(DRAWING #33OD&69)
.qUANTITY REQUIRED PART NUMBER DESCRIPTION SPECIFICATION /
X 330D_69 Assembly
1 330D_68HOI Printed Wiring
Board
2 331C26_H3_ Eyel¢_
RCO7GF_72K Resistor R5, RIO,
R15, R20 MIL-R-11
8 RCO7GFI5_ Res:._,,u:R1, R2, MII,-R-II
P_, [(7,Rll, R12,
R16, R17
RCO7GF122K Hesistor R3, RS, MID-R-2268&
RI3, RI8
RCO7GF332K Resistor R_, R9, MIL-R-II
RI_, RI9
8 CKO_W&70K Capacitor CI-C8
2 CSI3BE225M Capacitor C9, CIO MIL-C-26655
16 INgI_ Diode CRI-CRI6 MIL-S-19500/II6A
2Ni132 Transistor QI,O.3, MII,-S-19500/177
Q5,Q7
& 2N2_81 Transistor Q2,Q_, MIL-S-19500/268
Q6,Q8
2 128C362H01 Microelectronic
Device, RM6177,
Dual-3 NAND, ZI,
Z2
& 128C27iH01 Ballaqt Lamp DSI-
DSh, Chicago
Miniature C_-63&
& 330C958'I&0 Clamp
331C26_HI0 Eyelet
C-2T
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FIGURE C-6. PRINTE9 WIRING ASSemBLY FARTS LIST
RESISTOR CARD - 030
(DRAWING #33ODO30)
QUANTITY REQUIRED PART NUMB_R DESCRIPTION SPECIFICATION
1 33ODO29HO1 Printed Wiring
Board
2 331C26AH3& Eyelet
ii RCOTGFIO3K Resistor RI-RII MIL-R-II
2 788C01GH01 Capacitor C2, CA
1 CKG5CWIO2K Capacitor C3 MIL-C-IIOI5
1 CSI3E_)275K Capacitor C1 MIL-C-26655
3 INglA Diode CRI-CR3 MIL-S-19500/II6A
C-29
I
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FIGURE C-7. PARTS LIST, REGULATOR
._UAN_ITY_E_UIRED PART _R DESCRIPTION
A RC_2GF620J Resistor RI--/_
2 CSI3BCIO7K Capacitor, CI, C2
2 IN3017B Diode CRI, CR2
2 IN5&O Diode CR3, CRA
2 2NIOI6A Transistor QI, Q2
* For one of the three :_gulator Circuits used
J-
C-30
,
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FIGURE C-8. PARTS LIST, SEQUENCER CHASSIS
_uantity Re_,Lired Description
I Card-P_ck Assemb_ /
w/Dust Cover
99 Card Connector.Hu_hes #EMSO30DJOO0
9 PrintedCircuit Card. NS2
6 Ns3
12 NS/+
3 NS5
9 NS6
? Ns?
? o02 _
12 O02A
/+ o0_
3 OIA _.
3 /+69
3 030
J' 3 *6V PJ&ulator
3 Oscillator
1 Chassis Connector.Amphenol #25-,A01-1_P
2 Amphenol #57-_O500
1 Amphenol #57-_02AO
J
C-SI
t
m
[] " " " U m. • .r,.,. _,,
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IFIGURE C-8. PARTS LIST (Concluded) J
Quantity Required _
9 Fuse I/A amp
3 3/4 amp
2 Terminal Block
12 Diode IN547
2 1Ngl_
3 iN1200
1 1N3997A
9 Resistor, RC20GF751J
] 15 ohm, i0 Watt, wire wound
9 Capacitor, CS13AFIOOK
C-32
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FIGURE C-9. PARTS LIST, TEST CHASSIS
Quantity Recuired D_scription
1 Turret Chassis, Bud #60-2366 ;
/
1 Chassis Panel, Bud # P_IIO6
1 Chassis Panel, Bud # PA-III2
1 Chassis Panel, Bud # PS1259
1 Mylar Panel Cover
1 +28V Unregulated Power Supply,
Acopian Model US-28
1 +12V Regulated Power Supply, Lamda
Model LMC12
1 +8V Unregulated Power Supply
1 Transformer
Diode, IN91A
1 Resistor, RCO7GF331K
1 Capacitor, CSI3AFIOOK
1 Fuse Holder, Bussman AAO5
1 Fuse, 2 amp
26 Indicator Light and Socket, Trans-
istorized
7 . TEC #LV_D12-AL-F2
7 TEC #LVN-DI2-AI-F3
12 TEC #LVN-DI2-AL-F8
C-33
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FIGURE C-9. PARTS LIST (Continued)
Quan Required Description
9 Indicator Light and Socket, In-
candescent, Dailco 10-3830-931
1 Indicator Light and Socket, Neon,
Dailco 133-8836-931
3 Switch, Push Button "One-Shot,"
Micro #iPB625
15 Switch, Push Button, Gr_yhill
# ooi
ll Switch, _ _ " e, SPST Arrow, Hart
and Hegez_u #6200
8 SPDT Arrow, Hart and Hegeman
#6202
6 SPDT-Center Off, Kulka
#ST_2E
1 SPDT Arrow, Hart and Hegeman
#6206
20 Test Point, Tip, Per Westinghouse
DWG 328C182-H0-
6 Miniature Coax_per Westinghouse
DWG 5ABV128-H02
i Chassis Connector, Amphenol
#26-A&OI-16P
2 Am_heno i #57.A0500
1 Amphenol #57-AO2&O
2 Cable Connector Amphenol #26-_301-16S
2 Amphenol #57-305@@
2 Amphenol #57-302AO
C-34
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FIGURE C-9. PARTS LIST (Concluded)
Quantity Required Description /
2 Socket, Octal, Amphenol
1 Plug, Octal, Amphenol
2 Cable Cap, Clamp, Amphenol
1 Line Cord, a.c.
1 Plug, a.c., 2-prong
_5 Resistor, RCOTGF121J
2 RCO7GF15OJ
12 RCO7GFIOOJ
6 RCO7GFIOIK
3 Capacitor, 788CO16H01 (0.O1 uf)
25 Ceramic0isc.(1ut.)
Note: Sequencer and Test Chassis interconnected
by one 16 wire (# 18 gauge) power cable, one 2_
wire (#2_ gauge) signal cable, two 50 wire (#2_
gauge) signal cables
C-35136
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